



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,724	02/28/2002	Moataz A. Mohamed	00CON105P	1708
25700 7:	590 01/03/2006		EXAM	INER
	FARJAMI LLP		TSAI, HENRY	
	MEDA AVENUE, SU	ITE 360	ADTIBUT	PAPER NUMBER
MISSION VIE.	JO, CA 92691		ART UNIT	PAPER NUMBER
			2181	

DATE MAILED: 01/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	A 10 A1	A 4. 4/ \			
	Application No.	Applicant(s)			
Office Action Summany	10/085,724	MOHAMED ET AL.			
Office Action Summary	Examiner	Art Unit			
	Henry W.H. Tsai	2181			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period was Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 19 Oc	<u>ctober 2005</u> .				
<u> </u>	action is non-final.				
3) Since this application is in condition for allowant closed in accordance with the practice under E					
Disposition of Claims		•			
 4) ☐ Claim(s) 1-3,6-8,11-15 and 18-20 is/are pendin 4a) Of the above claim(s) is/are withdrawn fr 5) ☐ Claim(s) 1-3, and 6-8 is/are allowed. 6) ☐ Claim(s) 11-15 and 18-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or 	om consideration.				
Application Papers					
9)☐ The specification is objected to by the Examiner.					
10) The drawing(s) filed on _ is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the o	drawing(s) be held in abeyance. See	37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list of 	have been received. have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No d in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) Interview Summary				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te atent Application (PTO-152)			

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 11-15 and 18-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Tremblay et al. (U.S. Patent Application Publication No. 2001/0042190) (hereafter referred to as Tremblay et al.'190).

Referring to claim 11, Tremblay et al.'190, as claimed, a

VLIW processor (100, see Fig. 1) comprising: first and second

register file banks (610/612, and 614/616 see Fig. 6), said first

register file bank (610/612, see Fig. 6) comprising a first

plurality of read ports and write ports, and said second register

Application/Control Number: 10/085,724

Page 3

Art Unit: 2181

file bank (614/616 see Fig. 6) comprising a second plurality of read ports and write ports; first and second data path blocks (620/622, and 624/626, see Fig. 6), said first data path block comprising a first plurality of execution units (function units 620/622, see Fig. 6), and said second data path block comprising a second plurality of execution units (function units 624/626, see Fig. 6); a first plurality of buses (the buses for connecting the registers 610/612 to function units 620/622 see Fig. 6) coupling said first plurality of read ports to each of said first and second data path blocks; a second plurality of buses (the buses for connecting the registers 614/616 to function units 624/626 see Fig. 6) coupling said second plurality of read ports to each of said first and second data path blocks; wherein during a single clock cycle (note as a conventional processor, a read is processed during a single clock cycle in the Tremblay et al.'190's system) an operand residing in one of said first plurality of read ports (see Fig. 6, such as the read ports for the local registers inside 610 register bank) is used by only one (such as function unit GFU 620, see Fig. 6) of said first plurality of execution units (function units GFU 620 and MFU1 622) and wherein a result of an operation performed in said first data path block is written to only said first plurality of write ports without being written to said second plurality of

write ports (see Fig. 6, such as the results from function units GFU 620 and MFU1 622 are written to only the corresponding local registers through the write ports without being written to the write ports connecting to function units MFU2 624 and MFU3 626), wherein said VLIW processor does not include a move bus (see Fig. 6, there's no move bus between the register files 610/612 and 614/616).

Referring to claim 19, Tremblay et al.'190, as claimed, a VLIW processor (100, see Fig. 1) comprising: a plurality of register file banks (614/616 and 610/612, see Fig. 6), each of said plurality of register file banks comprising a respective plurality of read ports and write ports; a plurality of data path blocks (620/622, and 624/626, see Fig. 6), each of said plurality of data path blocks comprising a respective plurality of execution units (function units 620/622, and 624/626, see Fig. 6); a plurality of buses coupling said plurality of register file banks to each of said plurality of data path blocks (see Fig. 6); wherein during a single clock cycle (note as a conventional processor, a read is processed during a single clock cycle in the Tremblay et al.'190's system) an operand residing in one of said respective plurality of read ports (see Fig. 6, such as the read ports for the local registers inside 610 register bank) is used by only one (such as function unit GFU 620) of said respective

plurality of execution units, and wherein a result of an operation performed in one of said plurality of data path blocks is written only to said respective plurality of write ports (see Fig. 6, such as the results from function units GFU 620 and MFU1 622 are written to only the corresponding local registers through the write ports without being written to the write ports connecting to function units MFU2 624 and MFU3 626), wherein said VLIW processor does not include a move bus (see Fig. 6, there's no move bus between the register files 610/612 and 614/616).

As to claims 15, and 20, Tremblay et al.'190 also discloses: each of said first and second plurality of execution units is selected from the group consisting of an ALU and a multiplier (see Fig. 6, such as MFU1 622 has a function to do Multiplier and add (Muladd); and MFU2 has a function to do Multiplier (Mul) and all can conduct, as an ALU, the arithmetic operations).

As to claim 18, Tremblay et al.'190 also discloses: a result of an operation performed in said second data path block (comprising function units 624/626) is accessed only by said second plurality of write ports (the write ports for the local registers inside register files 614/616) without being accessed by said first plurality of write ports. Note this is the situation that the write ports for the local registers inside

register files 614/616 access the results from the operations in 624/626 see Fig. 6.

As to claim 12, Tremblay et al.'190 also discloses: during said single clock cycle an operand residing in one of said first plurality of read ports is accessed by only one of said second plurality of execution units in said second data path block (this is the situation when only MFU2 624 or MFU3 626 reads the global registers in 610/612 and GFU 620 and MFU1 622 do not read the global registers in 610/612).

As to claim 13, Tremblay et al.'190 also discloses: during said single clock cycle an operand residing in one of said second plurality of read ports is accessed by only one of said first plurality of execution units in said first data path block (this is the situation when only GFU 620 or MFU1 622 reads the global registers in 614/616 and MFU2 624 and MFU3 626 do not read the global registers in 614/616).

As to claim 14, Tremblay et al.'190 also discloses: during said single clock cycle (note as a conventional processor, a read is processed during a single clock cycle in the Tremblay et al.'190's system) an operand residing in one of said second plurality of read ports is accessed by only one of said second plurality of execution units in said second data path block (Note this is the situation the read ports for the local registers

inside register files 614/616 are accessed by the function units 624/626 respectively since the registers are local).

Allowable Subject Matter

- 3. Claims 1-3, and 6-8 are allowed.
- 4. The following is a statement of reasons for the indication of allowable subject matter: Tremblay et al. (U.S. Patent Application Publication No. 2001/0042190), the closest reference, and the other prior art do not teach or fairly suggest: an operand residing in a first plurality of read ports is used by only one execution unit in a first data path block and by only one execution unit in a second data path block, during a single clock cycle (as described in claim 1, and claim 7 recites the corresponding limitations).

Page 8

Art Unit: 2181

Response to Arguments

Applicant's arguments filed 10/19/05 have been fully 5. considered but they are not deemed to be persuasive.

Applicants argue that "Tremblay, however, does not impose a scheduling restrict such that an operand residing in a first plurality of read ports is used by only one execution unit in a first data path block and by only one execution unit in a second data path block, during a single clock cycle, as required by amended independent claims 1, 7, 11, and 19" (page 10, lines 11-15). Examiner disagrees with Applicants. All the set forth limitations are not described in claims 11 and 19. Claims 11 and 19 lack the limitation such as "an operand residing in a first plurality of read ports is used by only one execution unit in a second data path block, during a single clock cycle".

Applicants argue that "the disclosure in Tremblay does not avoid the need for a wider bus that can accommodate concurrent transport of two operands and thus fails to provide the area and power savings that is provided by the present invention" (page 11, lines 2-6). Examiner disagrees with Applicants. Further, "a wider bus" and "providing the area and power savings" are not the claimed subject matter. Nevertheless, as set forth in the

Application/Control Number: 10/085,724

Art Unit: 2181

art rejections above, Tremblay et al.'190 discloses the claimed invention.

In summary, Tremblay et al.'190 anticipates the claimed invention.

Conclusion

6. This is a continuation of applicant's earlier Application No. 10/085,724. All claims are drawn to the same invention claimed in the earlier application and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the earlier application.

Accordingly, THIS ACTION IS MADE FINAL even though it is a first action in this case. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Application/Control Number: 10/085,724

Art Unit: 2181

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no, however, event will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Page 10

Contact Information

- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (571) 272-4176. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Dov Popovici, can be reached on (571) 272-4083. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the TC central telephone number, 571-272-2100.
- 8. In order to reduce pendency and avoid potential delays,
 Group 2100 is encouraging FAXing of responses to Office actions
 directly into the Group at fax number: 571-273-8300. This
 practice may be used for filing papers not requiring a fee. It
 may also be used for filing papers which require a fee by

Application/Control Number: 10/085,724 Page 11

Art Unit: 2181

applicants who authorize charges to a PTO deposit account.

Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

HENRY W. H. TSAI

December 22, 2005